UGC CARE norms ugc approved journal norms IJRTI Research Journal

Click Here

International Journal for Research Trends and Innovation
International Peer Reviewed & Refereed Journals, Open Access Journal
ISSN Approved Journal No: 2456-3315 | Impact factor: 8.14 | ESTD Year: 2016
Scholarly open access journals, Peer-reviewed, and Refereed Journals, Impact factor 8.14 (Calculate by google scholar and Semantic Scholar | AI-Powered Research Tool) , Multidisciplinary, Monthly, Indexing in all major database & Metadata, Citation Generator, Digital Object Identifier(DOI)

Call For Paper

For Authors

Forms / Download

Published Issue Details

Editorial Board

Other IMP Links

Facts & Figure

Impact Factor : 8.14

Issue per Year : 12

Volume Published : 7

Issue Published : 72

Article Submitted : 2681

Article Published : 1604

Total Authors : 4237

Total Reviewer : 523

Total Countries : 29

Indexing Partner


This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License
Published Paper Details
Paper Title: Area and speed optimized Advanced Encryption Standard (AES) implementation on Xilinx-ISE
Authors Name: Archana Senpuriya , Prof. Divyanshu Rao
Download E-Certificate: Download
Author Reg. ID:
Published Paper Id: IJRTI2107013
Published In: Volume 6 Issue 7, July-2021
Abstract: Information security has become a very critical aspect of modern computing systems. With the global acceptance of internet, virtually every computer in the world today is connected to every other. While this has created tremendous productivity and unprecedented opportunities in the world we live in, it has also created new risks for the users of these computers. The users, businesses and organizations worldwide have to live with a constant threat from hackers and attackers, who use a variety of techniques and tools in order to break into computer systems, steal information, change data and cause havoc. The paper work aims at designing and implementing a secure data communication between any two users based on the realization of advanced Symmetric-key Cryptographic algorithm called Advanced Encryption Standard (AES) on an FPGA based processor.
Keywords: AES, FPGA, VHDL, Semicustom, Full-Custom, RTL entry
Cite Article: "Area and speed optimized Advanced Encryption Standard (AES) implementation on Xilinx-ISE", International Journal of Science & Engineering Development Research (, ISSN:2455-2631, Vol.6, Issue 7, page no.76 - 81, July-2021, Available :
Downloads: 00082942
ISSN: 2456-3315 | IMPACT FACTOR: 8.14 Calculated By Google Scholar| ESTD YEAR: 2016
An International Scholarly Open Access Journal, Peer-Reviewed, Refereed Journal Impact Factor 8.14 Calculate by Google Scholar and Semantic Scholar | AI-Powered Research Tool, Multidisciplinary, Monthly, Multilanguage Journal Indexing in All Major Database & Metadata, Citation Generator
Publication Details: Published Paper ID: IJRTI2107013
Registration ID:181569
Published In: Volume 6 Issue 7, July-2021
DOI (Digital Object Identifier):
Page No: 76 - 81
Country: Jabalpur, MP, India
Research Area: Engineering
Publisher : IJ Publication
Published Paper URL :
Published Paper PDF:
Share Article:

Click Here to Download This Article

Article Preview
Click Here to Download This Article

Major Indexing from
Google Scholar ResearcherID Thomson Reuters Mendeley : reference manager : cornell university library Research Gate CiteSeerX DOAJ : Directory of Open Access Journals
DRJI Index Copernicus International Scribd DocStoc

ISSN Details

ISSN: 2456-3315
Impact Factor: 8.14 and ISSN APPROVED
Journal Starting Year (ESTD) : 2016

DOI (A digital object identifier)

Providing A digital object identifier by DOI.ONE
How to Get DOI?


Open Access License Policy

This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License

Creative Commons License This material is Open Knowledge This material is Open Data This material is Open Content

Important Details

Social Media

Join RMS/Earn 300


Indexing Partner